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In support of the Naval Postgraduate Schooi's space
program, a small, self-sufficient, low power microprocessor
controller with nonvolatile memory has b^^n designed, con-
structed and tested. Because of limited battery power
availability. Complementary Metal-Oxide Semiconductor (CMOS)
components have been used. The controller uses the '-Jational
Semiconductor MSC300 CPU along with three NSC3 10A RAM-i/0-
Timers. Otloer features include a 16 cnannel analog-tu-
digital converter, a real time clock, local memory in ti'ie
form of EPROM and RAM, and the Intel BFK 72 Bubble Memory
System. The general nature of the controller allows \.z to
be reprogrammed and utilized in a variety of applications.
Prior tnesis research by Captain Mike Snyder, U.S. Aimy,
using the r]SCS38 Se 1 f -Conta i ned NSCS00 Evaluation System
[ Re f . i] has hemi expanded upon in ttiis thesis project.
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A. GETAWAY SPECIAL (GAS) PROGRAM
The Space Shuttle transportation system further opens
the frontier of space for educational, scientific, and in-
dustrial purposes. This is the result of a relatively low
cost space vehicle and its variable payload. In 1976 NASA
responded to the needs of the scientific, educational and
industrial community, and established the Get Away Special
(GAS) program. Under this program, free space in the shut-
tle's cargo bay, following the scheduling of primary pay-
loads, is assigned to self-contained GAS experiments, thus
increasing the number of government and civilian experiments
possible. Hopefully, the knowledge gained will be applica-
ble to future GAS projects.
B. WHAT PROMPTED SPACE PROJECT
On early missions. Space Shuttle cargo bay experiments
were plagued by minor crystalline and circuit board break-
age. The causes of this damage were not positively identi-
fied and were attributed to factors ranging from low
frequency structural resonance in the cargo bay to out-
gassing through cargo bay vents during launch. In an at-
tempt to further isolate the causes of this breakage, the
GAS experiment, which this controller supports, will collect
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acoustic data near a suspect vent during launch. In order
to establish a baseline for later analysis, a sound signa-
ture of the shuttle bay will be taken prior to launch. The
controller will insure that these measurements and other
events are performed in the correct sequence.
C. GENERAL REQUIREMENTS OF GAS EXPERIMENT
The GAS general requirements, as described in the Get
^wax_Seecial._iGAS2_Smaii_Se if 2Contained_Pa^ioads
Ex2erimenter_Handboo!<_[ Re f . 2] will be expanded upon in the
following discussion. The requirements concern the three
functional areas: self containment, safety, and shuttle
env ironment
.
GAS experiments must deliver their own power within the
enclosure provided. This self containment necessitates some
type of internal power distribution and a minimum of power
consumption. All system control during the lifetime of the
experiment is also provided inside the GAS container. Ex-
periment initiation is the only exception. Any data re-
trieval and storage must be done within the container.
All components utilized in the experiment must be of
safe construction and not pose any risk of damaging the
shuttle or any other experiment. The controller can actual-
ly improve experiment safety by identifying possible elec-
trical faults and isolating them.
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An understanding of the shuttle environment is necessary
to ensure proper system component utilization and construc-
tion. The environmental effects during launch and return
can be grouped into four general areas: acoustics, random
vibration, acceleration and temperature. As reported in the
ExD§^ilD§Ii£er^s_Handbook, the primary environmental effects
to be considered are random vibration and acceleration.
These launch and return conditions are presented in Figure
1. Thermal considerations are of lesser importance, due to
enclosure insulation and the short duration of the experi-
ment, but are worthy of mention. Temperature can have an
effect if component tolerances are excessively temperature
dependent. One heat source to consider is the shuttle bay
environment while the experiment is waiting for launch and
during the flight. Another heat source is the temperature
due to controller system power dissipation. The system's
primary CMOS construction renders this less important.
D. UNIQUE REQUIREMENTS ASSOCIATED WITH EXPERIMENT
First and foremost is the requirement of self suffi-
ciency. The controller's central processor must have the
capacity to control all aspects of system operation. As was
mentioned in the previous chapter, the power requirements of
the experiment must be contained within the enclosure pro-
vided. With a limited amount of room to hold overall system

























The most obvious power saving technique is the use of CMOS
devices wherever possible. Therefore, the microprocessor
used for the controller and its supporting components should
be of CMOS type. Next, by reducing the clock frequency, the
power dissipated in the system will be reduced propor-
tionally. The use of power-down features can also signifi-
cantly reduce system power consumption. With the inclusion
of a power-down operation, a real time reference is required
to ensure that the system is powered up at the right moment.
The need for multiple unit control is apparent in the
GAS experiment. With all system controls internal, the jobs
of experiment initiation, system status and record keeping
fall on the microprocessor and its supporting components. A
real time clock is necessary to turn devices on and off at
specific instances, and to control the duration of the ex-
periment. Multiple unit control also means multiple paths
to and from various components. These multiple paths equate
to an extended number of input and output ports on the con-
troller microprocessor system. An analog-to-digital inter-
face must be available to monitor system functions such as
temperature and bus voltage. The number of sensors moni-
tored determine the number of channels utilized.
Finally the question of reliability must be looked at.
With the experiment controlled completely within the GAS
canister, some degree of feedback is required to insure that
the system is operating properly. For instance, when an
15
experiment is powered up, indications to tl^at effect should
be returned to the microprocessor. Error detection and
correction should also be addressed.
16
1 1 . HARDWARE_SELECTI ON
A. MICROPROCESSOR SYSTEM
1 . NSC800
Controller operation is based on the National
Semiconductor's NSC800 family. The NSC800's block diagram
is provided in Figure 2. The following discussion is a sum-
mary of the features that made this selection attractive.
More detailed information on the NSC800-'s operation is found
in the associated data sheet [ Re f . 3]. The first advantage
in using this microprocessor is its CMOS construction. As
previously mentioned, the environment in which the con-
troller will be operating necessitates low power usage. An-
other feature that makes the NSC800 a viable microprocessor
for the controller is the Z-80 instruction set it supports.
The lab environment available during the initial phases of
the space project also support Z-80 and 8080 development.
The natural question to ask is, "Why not simply use a Zilog
Z-80 chip?" The CMOS version of the Zilog Z-80 chip was not
available during the initial design phase of the project.
Like the Intel 8085, the National NSC800 microprocessor also
has the ability to multiplex the address/data bus. Although
the NSC800 is an 8-bit processor, an effective 16-bit
address can be achieved. The lo-bit address is formed by




















externally, and combining them with the upper non-
multiplexed address buss (A8-A15). This equates to an ad-
dress space of 64K. The power supplied to the NSC800 does
not have to be excessively regulated. The microprocessor
can operate with a voltage ranging from 2.4 to 6.0 volts.
This experiment will use a nominal voltage supply of 5.0
volts. However, there are tradeoffs that occur if voltage
is maintained at the minimum of 2.4 volts. While a savings
of power will occur, the maximum clock frequency of the
NSC800 will be limited to 500 KHz. The operational fre-
quency selected for the controller is 4 MHz, which yields an
internal instruction cycle of 1.0 microseconds. The ex-
tended I/O requirements imposed and the capability of ad-
dressing up to 256 I/O devices make this microprocessor
appeal ing
.
A pin level view of the NSC800 follows. The NSC800 chip
pinout is detailed in Figure 3. Through this exploration of
the microprocessor, a better understanding of overall con-
troller operation will be achieved. The first 8 pins of the
NSC800 make up the upper byte for memory addressing (A8-
A15). During I/O operations this byte replicates the lower
address byte (A0-A7). This is the reason why memory can be
addressed up to 65536 bytes and I/O can only be addressed up
to 256. Next is pin 9, the clock output. This provides a



















































































Figure 3. NSCSOii) Chip Pinout
2
clock frequency. In this application the clock omput will
be 2 MHz. The XOUT and KIN pins are used for frequency in-
put to the NSC800. The circuit interface between the 4MH2
crystal and the NSC800 is provided in Figure 4. The next 8
pins make up the lower address/data bus. As previously dis-
cussed, this bus is multiplexed. The lower byte is formed
by first putting the lower address on the bus. The address
lines are then latched to the bus through external circuitry
and the Address Latch Enable (ALE) line. This circuit is
described in Figure 5. Pins 21 through 25 are the NSC800's
interrupt control lines. The interrupts are both mask and
non-maskable and allow a varied degree of control. NSC800
status (S0 and SI) is provided on pins 27 and 29. Table 1
demonstrates the relationship between the status bits and
system operation. The microprocessor also has the capabil
TABLE 1. STATUS BITS AND SYSTEM OPERATION
OPERATION S0 SI 1 / M RD. WR
OPCODE FETCH 1 1 1
MEMORY WRITE 1 1
MEMORY READ 1 1
I /O WRITE 1 1 1
I/O READ 1 1 1
INTERNAL OPS 1 1 1
INTERRUPT ACK 1 1 1 1
HALT I
ity of being reset through pin 33. An output reset for sup-
porting external peripherals is provided on pin 37. The
question ,"Is data going to memory or I/O ?" can be answered



























































Figure 5. Lower Address Latch Circuitry
read, write and chip ground. For I/O operations, which
might last longer than the I/O hold time, there is a micro-
processor wait (/WAIT) on pin 38. This will allow addi-
tional t states to occur, until it is deactivated. Some
features not utilized in this configuration are DMA, memory
refresh, and power-down.
There are a number of tradeoffs which have to be ad-
dressed when selecting which features of the NSC800 will be
used and which ones will not be used. Some of these have
already been discussed. Other tradeoffs occur in the use of
dynamic or static RAM. By using static RAM, less power will
be required for memory storage operations. One problem as-
sociated with static RAM is its larger package size compared
to similar dynamic RAM. Tradeoffs also must be reckoned
with in not utilizing DMA in the controller design. Al-
though overall system design is simplified, flexibility is
reduced because certain polled operations tie up the micro-
processor .
2- NSC810A
The NSC810 RAM-I /0-T i mer is chosen for system I/O con-
trol as well as some controller clock and timer require-
ments. Specific information on the NSC810A RAM-I /0-T i mer is
found in the associated data sheet [ Re f . 4]. The NSC810A
system block diagram is provided in Figure 6. This is the

















Another favorable feature is its CMOS construction. As is
the case with the NSC800 microprocessor, a wide range of
input voltage is acceptable to the chip. The range is 2.4
to 6.0 volts. Extended control of I/O is available through
three programmable ports. Specific information on these
ports will be presented in a following chapter. A very
broad range of programmable clock and timer modes is an
additional feature that makes this choice very interesting.
A review of some of the pin level aspects of the NSC810
follow. The NSC810A chip pinout is provided in Figure 7.
Many of the pin assignments, similar in nature to the
NSC800, will not be discussed. The NSC810 ports are found
on pins 21 through 39 and pins 1,2 and 5. These ports are
broken up into three groups labeled A, B and C. The first
is Port A. Port A is the most versatile of the three and
can be set up for basic input/output operations or one of
three strobed modes. Port B can only be used in a basic
input/output mode. The final subsection is port C. This
port plays a triple role. It can be set up for basic I/O,
or can be used to support handshaking when port A is set up
for strobed operation, or can provide a programmable timer
output. The C port provides the second NSC810 programmable
clock/timer output (Tl) available on the NSC810. The pri-
mary NSC810 programmable timer/clock output, pin 6, is






















Figure 7. NSC810A Chip Pinout
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Both clock outputs can be set up in one of six modes of op-
eration. The NSC810 also has an I/O Timer and Memory arbi-
trator (JOT or M) at pin 7. This line allows selection of
either the chip's timer function or memory on the NSC810.
Each NSC810 has 1024 bits of static RAM.
The NSC810 ports are used to control associated external
equipment. These ports have three programmable port assign-
ment features: port bit manipulation, port mode assignment,
and input or output assignment. The individual port bits
can be manipulated with the bit-set and bit-clear functions.
As the names imply, the bit-set operation will set a selec-
ted bit to a logic level of "1" and the bit-clear function
will clear a selected bit to "0". The actual bit in the
port that is acted upon is identified by an input mask. An
example of the bit-set and clear operation is provided in
Figure 8. Next there is the port mode assignment. This
takes place in the mode definition register. The four as-
signments that can be selected are basic I/O, strobed input,
strobed output, and strobed output with a tri-state feature.
Handshaking is found in the strobed modes. If connected to
smart peripherals, the handshaking capability might free up
microprocessor operation by not having to continually check
a port for status information. The mode definition register
configurations are provided in Figure 9. The data direction
register determines whether a port is set up as an input or
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a particular port and inputting a "1" or "0", it will be set
up as an output or input respectively.
Programmable timer and clock operations on the NSC810,
are very versatile. The clock is actually a 16-bit up down
counter and can be used in any one of six different modes.
The six modes of operation range from using it as an event
counter to providing a square wave output. The controller
will use the square wave output. To control the duration of
the square wave clock period, a modulus register is used
along with a prescale function if desired. A start and stop
clock function is also available.
B. BUBBLE MEMORY
Before going into specific details of the bubble memory
device used with the controller, a brief overview of bubble
memory fundamentals is in order. The bubble memory system
used on the controller functions somewhat like a disk drive
and has a capacity of 1 Mbits. That equates to 128K of 8
bit words or bytes. Memory is divided up into blocks or
pages. Each page in memory comprises 54 bytes. Over two
thousand pages of memory are available on the bubble memory
chip. Non-volatility is a unique feature of the bubble mem-
ory system. When the system is powered down, either on pur-
pose or by system failure, bubble memory data will not be
lost. The power supplied must satisfy certain decay rate
conditions in order to ensure the non-volatile nature of the
31
bubble memory. The 5 volt source must have a decay rate of
at least 1.1 volts per millisecond and the 12 volt supply
must have a decay rate of at least .45 volts per millisec-
ond. Specific information on bubble memory operation is
provided in the BPK_72_Bubbie_Meinor^_Proto tyge_Kj. t_yser j.s
Manual [ Re f . 5]. The bubble memory system component layout
and block diagram are provided in Figures 10 and 11. These
diagrams will provide information on system interaction and
the bubble-to-controller interface.
After the bubble memory system is selected one of two
sets of registers is available. These two registers are
chosen with the lower address bus' A0 line as shown in the
bubble memory system's port diagram in Table 2. When the A0
TABLE 2. BUBBLE MEMORY PORT ASSIGNMENTS
Read (R)/
Address (Hex) Write (W) Ass i gnment
BMC Register Selection
S0 A0 = : BMC FIFO Selection




line is at a logic "0" level, the FIFO or parametric regis-
ters can be written to. The parametric registers tell the
bubble memory system how large a data blocl< to be sent and
at what area in bubble memory it will begin. When the A0




































register, or the register address counter are used in bubble
memory system operations. Seven of the bidirectional data
lines are used to transfer information to and from the bub-
ble memory system. The eighth data line, D8 , it selected,
is used for parity checking. The bubble memory utilizes
only an odd parity check option. There are a number of op-
tions not utilized on this particular bubble memory system.
The first feature not utilized is Direct Memory Access or
DMA. Because of this, the DMA acknowledge pin will be tied
to a high logic level. Interrupt is another data transfer
mode available but not used for this bubble memory system.
Although the microprocessor might be freed up to perform
other tasks if the data transfer interrupt feature is used,
overall controller system complexity would increase. In
this controller system application, the bubble memory oper-
ates exclusively as a polled device. Another pin not used
in this controller configuration is the 7472 chip select
line. With single bubble memory applications this line is
tied to a low logic level. If a multiple bubble memory sys-
tem were utilized, this line would be manipulated to control
the byte size going into the bubble memory.
Special power down requirements, besides that of the de-
cay rate of the power supply, have to be addressed. The
bubble memory device will be powered down when not in use.
Although the bubble memory has an initialization time of up
to 160 msec, the duty cycle of writing to the bubble will
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not be exceeded. Since the bubble memory will be by far the
greatest source of power dissipation in the controller sys-
tem, it will be turned off when not in use.
C. ANALOG-TO-DIGITAL CONVERTER
The controller's analog-to-digital converter has a num-
ber of features that make it attractive. The National
Semiconductor ADC0816 Single Chip Acquisition System is an
8-bit microprocessor-compatible analog-to-digital converter
with 16 channels of analog input. These voltage channel in-
puts are selected through a local multiplexer that utilizes
4 outside address lines labeled A through D. The actual
port assignments associated with the various A-to-D channels
is presented in Table 3. A block diagram and pin level dis-
cussion of the converter is provided in Figures 12 and 13.
This should help in the following description of the con-
verter operation.
The converter's CMOS construction is the first important
feature, since low power dissipation is important. Sec-
ondly, the converter can handle up to 16 channels of analog
data. This feature should more than compensate for the an-
ticipated growth that will occur in the experiment that this
controller supports. The converter uses a successive ap-
proximation technique for conversion. The approximation
36
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Figure 13. Anal og- to-D ig i ta 1 Cuiivt? r ter Chip Pinout
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technique is divided into three areas: a 255R ladder net-
work, a successive approximation register and a comparator.
The 256R ladder network and successive approximation regis-
ter work together to determine the channel voltage input.
The input voltage is compared to the voltage in the ladder
eight times to determine the voltage on the channel. The
actual tree structure utilized is shown in Figure 14. A
chopper-stabilized comparator is used in the converter. The
input DC voltage is converted to an AC signal, this signal
is then passed through a high gain AC amplifier and the DC
level is restored. Why convert a DC input to AC, and then
back as DC? This technique removes a DC component in the
input signal which causes drift. By removing this drift
component the converter is less affected by temperature
fluctuations and long term drift. The analog-to-digital
converter will be used for ratiometric purposes in this ap-
plication. The voltage being measured can be represented as
a percentage of a full scale value. The voltage on the A-
to-D channel can be described by the equation in Figure 15.
Some of the most favorable A/D conversion techniques are
packaged together in this conversion process. These combine
to make this converter highly accurate, repeatable, very
tolerant of temperature variation, and extremely fast. The
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Figure 15. Ratiometric Equation
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microseconds. Specific information on chip operation is
provided in the National Semiconductor's ADC0816 component
data sheet [ Re f . 6]
.
D. UART
With a control ler-to-"dumb" terminal interface comes a
need to control its inherent asynchronous serial data path.
To manage this, some type of serial to parallel device must
be used. A number of options were investigated. The first
of which is using the NSC800's microprocessor serial input.
External serial data would be input directly into the con-
troller system through the NSC800. One problem associated
with this procedure is the excessive work load the NSC800
would incur to control this input. The next alternative in-
vestigated uses a specialized Universal Asynchronous
Receiver Transrece i ver (UART) and an external baudrate gen-
erator to handle the receive and transmit functions. The
UART's receiver converts serial channel data to a parallel
data format compatible with the controller's internal data
bus. The UART can also transmit parallel data that comes
off of the controller's system data bus to an external se-
rial data line. The selection of receive and transmit oper-
ation is handled by the controller's NSC800 microprocessor.
The UART ports that are affected by this selection are shown
in Table 4. A middle ground design was eventually utilized.
This design uses an external IM6402 Intersil UART and
43
generates the clock for transmitter and receiver operation
on one of the NSC810 chips. The Intersil IM6402 UART data
sheet [Ref. 71 contains specific information on chip oper-
ation. A system block and pin diagram are provided in











*** NOT USED **^
UART Status
*^* NOT USED ***
F i gures 1 6 and 17.
A number of features make the selection of Intersil's
UART feasible for the controller. The first is its CMOS
construction. Secondly, the Intersil UART is compatible
with the industry standard for IM6402. This allows it to be
easily connected to any number of available "dumb" terminals
or microcomputers. The UART also has the capability of be-
ing programmed in a number of different data formats. This
programmable feature allows it to be interfaced in a number
of different serial data environments. The following dis-
cussion, on the UART's operation, will be broken up into six
areas: receiver operation, transmitter operation, status,










































































































Figure 17. UART Chip Pinout
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In receiver operation, external asynchronous serial data
is brought into the UART, its format is changed, and then
the message is sent over the controller's parallel data bus
to the NSC800. Following is a description of receiver oper-
ation at the pin level. Pin 4 on the UART is the Receiver
Register Disabled (RRD) line. This line controls the
Receiver Register Holding Register outputs by bringing them
to a high impedance state. Serial data enters the UART
through the Receiver Register Input (RRI), pin 20. After
the data enters, it is sent to the Receiver Buffer Register
(RBR) on the UART. A signal on the Data Received (DR) line,
pin 19, indicates that the data is in the buffer.
The UART's transmitter takes data in from the con-
troller's parallel data bus, changes its format, and then
transmits the message out. There are a number of lines on
the UART dedicated to transmit operations. The following
discussion will look at most of them. An indication, that
the transmitter buffer is ready for new data is provided on
the Transmitter Buffer Register Ready (TBRE) line, pin. 22.
The Transmitter Buffer Register Load (/TBRL) line, pin 23,
is used to bring parallel data into the UART. This data is
brought into the Transmit Buffer Registers (TBR), pins 26-
33. Data is eventually transmitted out of the Transmitter
Register Output (TRO), pin 25. The Transmitter Register
Empty (TRE) line, pin 24, gives an indication that data
transmission is complete.
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The user interface is greatly simplified by status indi-
cations available on Intersil's DART. Besides the transmit
and receive status indications, other status signals include
the Parity Error (PE), Framing Error (FE), and Overrun Error
(OE). Parity error is an indication that the received mes-
sage has incorrect bits. Either the parity bit or another
bit in the transmission is in error. If the first stop bit
in the transmission is in error a framing error occurs. The
overrun error indicates that a data received indication has
not been received before the last character was sent to the
receiver buffer registers.
Three control signals the DART uses are Status Flag
Disable (SFD), Master Reset (MR), and Control Register Load
(CRD. The Status Flag Disable places all status outputs in
a high impedance state, thus removing them from the bus.
The Control Register Load is used to load the system's par-
ticular operating environment. This environment or setup
information will be described later. Finally, every time
the UART is powered up, the Master Reset is used to return
the UART to a known state for programming purposes.
The UART can be used in wide variety of formats. These
formats are displayed in Table 5 [ Re f . 8 ] . The actual setup
utilized depends on the choise of Parity Inhibit (PI), Stop
Bit Select (SBS), Character Select Length ( CLS 1 and CLS2)
and Even Parity Enable (EPE). The Parity Inhibit line is
used to stop parity checking when a data byte is received
48
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and parity generation when transmitting a word. If it is
desirable to check parity, the Even Parity Enable line is
used to check either odd or even parity. The Stop Bit
Select and Character Length Select lines allow the UART to
interface to a variety of transmitted word lengths and
formats
.
The clock signal which the UART uses, comes from one of
the controller's NSC810S. This signal is 16 times the de-
sired transmit and receive rate. The UART has the capabil-
ity of operating at baud rates in excess of 200K if provided
with a clocking signal in the range of 4 MHz. This particu-
lar system is designed for 9600 baud. The required clocking
for this rate is a little over 150 KHz. A baud rate of 9600
is selected because it supports the "dumb" terminal used
with the system. This rate also supports a variety of in-
dustry standard "dumb" terminal emulation communication
packages
.
The data path between the UART and "dumb" terminal has
to be determined. The industry standard RS-232-C 25 pin in-
terconnection is used to interface the two units. The line
drivers shown in Figure 18 are used on the UART's serial
transmit output and receive input. The connection uses a
three wire cable and is shown in Figure 19. The three lines














Figure 18. UART Transmit and Receive Line Drivers
E. REAL TIME CLOC?:
Witl^ a requirement to initiate experiments at a particu'
lar time, some type'of microprocessor compatible real time
clock is required. The National Semiconductor MM58157A
Microprocessor Real Time Clock is used. Specific informa-
tion on the real time clock is provided in the associated
data sheet [ Re f . 91. As w i tti most of the other components














































clock features are presented In the following discussion.
Month to thousandths of a second information is provided by
this clock. With a local four year calendar, the clock can
be used for very long term applications. A power-down fea-
ture allows it to be disabled from the rest of the system
for low power operations. The clock counter is divided into
two 4-bit Binary Coded Decimal (BCD) digits. During each
read and write operation the two digits can be accessed.
The BCD real time clock format is provided in Table 6 [Ref.
10]. The chip has an alarm clock feature which can be pre-
programmed. This is needed for timed experiment initiation.
The clock can also be programmed to give a periodic signal
output with its variable interrupt control features. The
variety of available programmable functions are seen on the
port diagram in Table 7. There is a status check available
to ensure that clock rollover has not occurred during a real
t i me fetch
.
A block and pin diagram are provided in Figures 20 and
21 respectively. These diagrams, along with the following
discussion, should clarify clock operation. Along with the
standard lines, such as Chip Select (/CS), Power (Vdd),
Ground (Vss), and Read (/RD) and Write (/WR) are some lines
unique to the clock's operation. The first of which is the
Ready (RDY) line, pin 4, which indicates that the data re-
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TABLE 7 REAL TIME CLOCK PORT ASSIGNMENT
Read (R)/
Address_XHex2 ._Write_iW2__._^ssj.gninent
60 Counter - Ten thousandths
of a second
61 Counter - Hundreths and tenths
of a second
62 Counter - Seconds
63 Counter - Minutes
64 Counter - Hours
6 5 Counter ~ Day of week
66 Counter - Day of month
67 Counter - Month
68 RAM - Ten thousandths
of a second
69 RAM - Hundreths and tenths
of a second
6A RAM - Seconds
6B RAM - Minutes
60 RAM - Hours
6D RAM - Day of Week
6E RAM - Day of Month
6F Ram - Months
70 Interrupt Status Register
71 Interrupt Control Register
72 Counter Reset
7 3 RAM Reset
7 4 Status Bit
75 Go Command
76 Standby Interrupt













































IN), pin 10, and Its accompanying output (OSC OUT), pin 11,
are used in the crystal oscillator circuitry shown in Figure
22. An Interrupt Output (INT OUT) at pin 13 is programmed
to provide eight different intervals of output. The final
pin unique to the real time clock is the Standby Interrupt
(/STBY INT OUT) line. This is the only line enabled during
low power operations. All other outputs are driven to a
high impedance state during low power operations.
F. STATIC RAM
The Hitachi HM6116P-2 2048-word x 8-bit High Speed
Static CMOS RAM is chosen for two reasons. First, it can be
integrated into the controller system very easily because no
refresh requirements have to be addressed. Secondly, it
supports very low power operation. If dynamic RAM is cho-
sen, the package size for a certain amount of memory will be
smaller, but the power dissipation incurred will be greater
than if static RAM is chosen. The controller will have 8K
of local static RAM. It will be used as a buffer space
wh i le* accumulat ing enough data for a bubble memory write.
It will also be used as working space for the controller's
NSC800. The associated pin diagram of the HM6116P-2 is pro-
vided in Figure 23. A truth table of RAM read and write op-
erations is provided in Figure 24. Specific information on
RAM operation is provided in the Hitachi IC memory data
































































































The drivers for operation are resident in four Intel
2732A 32K (4Kx8) UV Erasable PROMs. Specific details on the
EPROM are provided in the associated data sheet [ Re f . 12],
EPROMs are chosen over ROMs primarily because program de-
velopment time is shorter and development costs are lower.
The 1 2K bytes of EPROM memory is considered an adequate
amount for resident memory requirements. The pin diagram of
the EPROM is provided in Figure 25. The Intel 2732A also





























Figure 25. EPROM Chip Pinout
b6
III. LANGyAGE_SELECTION
A number of factors have to be evaluated before the pro-
gramming language is selected. Some of the considerations
that must be addressed are longevity of the project, ex-
tended I/O control, real-time control, and memory space
availability. The question of longevity, short or long term
use, must be answered to determine if the language will re-
quire much maintenance and growth during its lifetime. A
short term project can be written in a very inflexible man-
ner, and overall performance will not be overly affected.
On the other hand, if the duration of the project is over a
number of years a great amount of flexibility and growth po-
tential must be built in. The environment in which the con-
troller will be operating is fairly well defined and short
term. The controller, as was earlier stated, will have a
great deal of I/O control. The experiments the controller
will be controlling fall into two general categories: sys-
tems with no local logic and systems with local logic and
handshaking capability. With a well defined operating envi-
ronment to work in and a project driven with sequential real
time control, controller programming can be fairly rigid and
well contained. This well defined environment can be resi-
dent in a small amount of memory. While a high level lan-
guage is well suited for programming in a general purpose
64
environment. It tends to have large memory requirements. On
the other hand, very specific tasking and a great deal of
machine level control, make an assembly level approach more
feasible. This approach is appropriate if the code size is
not excessively large. In assembly language programs, the
code tends to be more optimized, further reducing memory us-
age. It was against this backdrop that the Z-80 and 8080
assembly languages were chosen for controller drivers. All
system drivers are written at the assembly level. In the
future, overall system control will be written in a compiled
higher level language. A majority of programming is done in
Z80 rather than 8080 assembly because it has a number of en-
hanced features. Some of these included code that performs





Now that the components that make up the system have
been presented, the way in which they work together will be
developed next. A short recapitulation of the requirements
that the overall design should satisfy will be presented.
Small size and low power dissipation are physical con-
straints. The small size necessitates that a small compact
design be developed. The requirement of low power dictates
that low power chips be utilized.
The controller is almost 100 percent CMOS in construc-
tion. There are also some additional benefits associated
with the use of CMOS devices. One being a higher degree of
noise immunity than TTL circuitry. This is evident in the
varying power environment in which the CMOS chips can oper-
ate. Another advantage of CMOS is in its ability to be
common-bussed. This bussing arrangement is allowed because
three-state transmission gates are provided on most CMOS de-
vices. With almost all CMOS components the problem of com-
patibility among chips is minimized. Overall system loading
is reduced due to the CMOS design and the requirement for
bus drivers is minimized. Although there are a number of
benefits associated with CMOS construction, some precautions
associated with their use have to be looked at. Since un-
stable operation may be observed if an unused input to the
66
CMOS device is left open, it should be tied to either a high
or low logic level depending on circuit requirements. The
main power dissipator in the controller, the bubble memory
storage device, is the primary non-CMOS device present.
When the bubble device is not in the actual process of read-
ing or writing it is completely powered down. The primary
trade off that this introduces is a 160 millisecond delay at
most before the bubble can be written to again. The re-
quirement for extensive port control brings about the inclu-
sion of three NSC810S with their many ports and timer
capabilities. A block diagram of the controller's primary
component interconnections and their control, data and ad-
dress bus is provided in Figure 26. The direction of data
flow on the controller's data bus is controlled by an octal
bus transceiver. A consolidated controller I/O map is pro-
vided in Figure 27. The decoder shown in Figure 28 is used
to select the various controller components. The con-
troller's decoder and NSC800 provide signals that are used
to determine directional flow on the data bus. This cir-
cuitry is shown in Figure 29. A total of SK bytes of RAM
and 12K bytes of EPROM will be utilized for controller oper-
ation. The controller memory map is provided in Figure 30.
The memory decode circuitry is shown in Figure 31.
67
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V . GENERAL_SYSTEM_LA YOyT_AND_CONSTRyCII ON
After ensuring that system components will satisfy con-
troller requirements, their interconnection is made on pa-
per. This procedure takes a number of steps. First an
overall and general view of system's interconnections is
made. Next comes the more specific task of designing a sys-
tem layout with pin identification. The controller system
layout is provided in Appendix A. Through the layout, the
intricacies of component i ntei:~ac t i on cati be observed. One
can also observe the underlying outline of the circuit's ul-
timate construction. The anal og- to-d i g i tal converter's cir-








Figure 32. Controller Interface with the A-to-D Converter
7 4
Following the paper design the circuit is realized in hard-
ware. Specific details, such as chip socket positioning,
bus layout, and the utilization of bypass capacitors to re-
move spikes in the system have to be addressed. A brief de-
scription of the building techniques used in the
controller's construction follows.
The first situation that has to be evaluated is whether
the prototype circuit will be created by a wirewrap or sol-
derless breadboard assembly. Due to the frequency that the
controller will be operating, around 4 MHz, the wirewrap op-
tion is chosen. This will avoid possible ringing problems
associated with breadboards operating at high frequencies.
After choosing the wirewrap approach, the actual layout of
the components has to be made. An evaluation of the data,
address, and control lines among the various chips is made
and through layout these path lengths are minimized as much
as possible. Space for the RS-232 and other interconnec-
tions with external equipment is also identified. The con-
troller wirewrap board layout is provided in Figure 33. The
ground and power lines are first routed. In wiring power,
the leads are of heavy gauge and as short as possible. The
effectiveness of a power supply can be seriously degraded by
the resistance in its lead lines between power source and
load. The ground lines are also of heavy gauge. Throughout
the circuit, .01 microfarad bypass capacitors are used to








































circuit switching action from totem-pole devices. After
wiring is complete, a check of the power and ground leads is
made by a continuity test to all applicable chip connec-
tions. Next the external power supply is connected to the
circuit and all power and ground lines are again checked.
In the prototype controller, power is provided through an
external power supply. The required decay rates that are
needed for proper bubble operation are satisfied. Next the
address/data, low address, and high address busses are
wirewrapped and checked via a continuity test of all lines.
The system control lines are connected and are also checked
with a continuity test. The NSC800, a NSC810, a EPROM and
one RAM are placed on the controller. The interaction be-
tween the NSC800 and EPROM is tested by a short program.
This program causes a fetch, the jump instruction is decoded
and then two more bytes of memory are fetched. This results
in a toggling of the control and memory select lines. This
is verified with an oscilloscope. The remaining RAM is
added to the circuit along with the UART. The UART is then
verified by a short program that takes keyboard inputs,
sends them to the controller, and then back to the terminal
screen. Now the bubble memory module is added to the
controller. Its operation is then verified. The procedure
used is provided in following chapters. The real time clock





A. BUBBLE MEMORY CONTROL
After hardware development comes its application. While
some components interface quite easily with the microproces-
sor and only need to be addressed to return an answer, oth-
ers require a series of operations or drivers to function.
The NSC800 to bubble memory system interface is the most
complicated one on the controller. The following discussion
will look into what is required to initialize the bubble
system, read from it, and write to it. A bubble command
summary is provided in Table 8 [Ref. 13]. This should help
in the following driver development. The drivers and the
main program calling them are provided in Appendix B. In-
formation on bubble memory programming from the BPK_72
BiJbbl.e_MemorY_Prototx2e_Kit_User^s_Manual,_[ Re f . 14] and a
bubble-to-controller software interface [Ref. 15] are used
in driver development. r
t
The interface between the bubble and NSC800 microproces-
sor is heavily dependent on software. The drivers control
all aspects of bubble operation. Data is received from the
NSC800 microprocessor and is converted into bubble memory
commands or command execution parameters. The driver also
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particular operation i^as been completed or that it has
failed. This information is then returned to the NSC800.
Bubble driver utilization is mu 1 t
i
layered . The upper layer
comprises the main program and user interface. A lower
layer is divided into a number of specific operations.
These operations then call primitive subroutine actions.
Some of these primitives include, initializing parametric
registers, resetting the FIFO data buffer, writing to bubble
memory, and reading bubble data memory. The bubble system
has the capability of operating in a polled, DMA or inter-
rupt driven mode. The polled mode is used for this control-
ler application. There are a couple of reasons for this
selection. Because the bubble is used to store historical
data during the experiment, the rate at which the bubble
will be written to and read from is very low, A polled mode
more than adequately satisfies controller operation. With
no additional hardware required to initiate polled oper-
ation, its interface with the microprocessor will be easier.
The primary disadvantage associated with polled operation is
the excessive time the microprocessor is tied up with the
bubble. Data transfer is software controlled. After a com-
mand is sent to the bubble, the status register is read
continuously. This register determines when data is to be
written to or read from the bubble FIFO. All bubble oper-
ation is composed of smaller driver primitives. Some of
these primitives include abort, purge, FIFO reset and the
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read/write commands. Typical polled operation command
execution and data transfer routine flowcharts are provided
in Figures 34 [ Re f
.
16] and 35 [Ref. 17]. All commands sent
to the bubble utilize similar input and output formats. The
main difference is the actual commands sent. Operation is
divided into initializing, writing to, or reading from the
bubble memory system. Bubble memory initialization is
carried out each time it is powered up. In the process of
initialization, the following bubble commands are performed:
abort, purge, FIFO reset, and read/write to bootloop. In
write operations the parametric registers are first written
to. This establishes the size of page, that will be written
and where in the bubble memory it will be placed. The
bubble memory's data write operation is then initiated.
Data is taken from a predefined location in RAM memory to
the bubble memory system. With the read command, data from
the bubble memory is written to a preselected RAM buffer
area. Like the write operation, the parametric registers
establish the type of transfer that will occur. The actual
read bubble data command is then issued.
B. REAL TIME CLOCK
The four operations that the real time clock performs
are setting time, programming the interrupt, reading time,
and setting the alarm output. To set the time, its associ-
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appropriate inputs. These inputs are converted to BCD
format and are sent to the appropriate port of the clocl<.
The alarm type function, that the real time clock performs,
is similar to the clock set operation. Rather than write to
the clock's counter as it does in the time set operation,
the alarm is written to the clock's latches or RAM. The
clock's interrupt output is maskable through the interrupt
control register and can be programmed to any of eight pos-
sible signals. The interrupt control register regulates
which of the bits in the interrupt status register has an
output. The interrupt status register has interrupt outputs
for tenths of seconds, seconds, minutes, hours, week, day of
month, and month. The interrupt control register is written
to by calling the interrupt function. After this function
is called there is a prompt on the terminal for the desired
interrupt cycle. A byte with the desired interrupt bit set
to a "1" is then sent to the interrupt control register.
The interrupt register format is provided in Figure 36. To
read the present time, the program's read time function is
invoked. After determining the time, the clock's status bit
is checked to see if the clock rolled over during the read.
If no roll over occurs the present time is returned. The
real time clock also has a power down feature which is in-
voked by bringing the power down line to a logical 0. The
standby interrupt is the only output allowed during power
84
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down and is enabled by writing a 1 on the D0 line when the
standby interrupt is selected.
C. CONFIGURING THE I/O PORTS
The port characteristics of the controller are estab-
lished on the NSC810S. To aid in the following discussion,
the three NSC810 port diagrams are shown in Tables 9, 10 and
11. The ports of the NSC810 can be configured in a number
of modes as previously discussed. The A port byte can be
configured as basic I/O, strobed mode input, strobed mode
output, or strobed mode output with tri-state. The configu-
ration or mode is selected by writing to the mode definition
register. The allowable mode definition register assign-
ments and the bytes that select them are provided in Figure
37. The B and C ports are only configured as basic I/O.
The C port is also utilized as a programmable timer output
or serves as a handshake register when the A port is in the
strobed mode. After the port mode is selected, the direc-
tion of the port is determined. This selection is made by
writing to the Data Direction Register of the port. A "0"
at a particular bit location indicates the bit is configured
as an input. A "1" in a bit location signifies an output.
When the A port is configured in one of the strobed modes
the registers of the A and C ports require the configura-
tions shown in Figure 38. The individual bits of the A, B
and C ports can be manipulated with their respective bit-set
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TABLE 9. NSC310A NO . 1 PORT ASSIGNMENT
Read (R)/
Address_iHex2__._W^ite_iW2_.._Asslgnment
00 1 R/W PA 0- 7 (Ext. General Purpose
Strobed Input)
01 R/W PB 0- 4 (UART Control)
PB 5- 7 (Available)
02 R/W PC 0- 2 (Power Conti^oi)
PC 3- 5 (A/D Counter Timer)
03 *** NOT USED **7k:
04 W DDR - Port A
05 w DDR - Port B
06 w DDR - Port C
07 w Mode Def Reg
08 w Port A (Bit - Clear)
09 w Port B (Bit - Clear)
0A w Port C (Bit - Clear)
0B *** NOT USED :*;**
0C w Port A (Bit - Set)
0D w Port B (Bit - Set)
0E w Port C (Bit - Sefi
0F *** NOT USED ***
10 Timer (LB) UART Baud Rate
1 1 Timer (HB) UART Baud Rate
12 Timer 1 (LB) A/D Clock
13 Timer 1 (HB) A/D Clock
14 ; w T imer Stop
15 w Timer Start
16 ; w Timer 1 Stop
17 w Timer 1 Start
18 ; R/W Timer Mode (0)
19 R/W Ti mer Mode ( 1 )
lA - IF ^ki< NOT USED *^*
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TABLE 10. NSC8i0A NO . 2 PORT ASSIGNMENT
Address_iHex2
.JdLll^.-i'dl-. Asslg nment
20 R/W PA 0- 7 (SSDR Strobed Input)
21 R/W PB 0- 7 (Power Group Input)
22 R/W PC 0- 2 (SSDR Control)
PC 3- 5 (Available)
23 *** NOT USED *•>:*
24 W DDR - Port A
25 w DDR - Port B
26 w DDR - Port C
27 w Mode Def Reg
28 w Port A (Bit - Clear)
29 w Port B (Bit - Clear)
2A w Port C (Bit - Clear)
2B *:^* NOT USED ***
2C w Port A (Bit - Set)
2D w Port B (Bit - Set)
2E w Port C (Bit - Se^)
2F icMk NOT USED *i^*
30 Ti mer (LB) Power Group
31 Timer (HB) Power Group
32 Timer 1 (LB) Available
33 T i me r 1 (HB) Available
34 w Ti mer Stop
35 w T i mer Start
36 w Timer 1 Stop
37 w Timer 1 Start
38 R/W T i mer Mode (0)
39 R/W Timer Mode (1)
3A - 3F *** NOT USED *5t^
TABLE 11. NSC8 10A MO . 3 PORT ASSIGNMENT
Read (R)/
Address_lHex2 ._Wi:lte_iW2_. Asslgnment
40 R/W FA 0- 7 (SSDR Strobed Output
41 R/W PB 0- 7 (Power Group Output
42 R/W PC 0- 2 (SSDR Output)
PC 3- 5 (Available)
43 **5t NOT USED 5^**
44 W DDR - Port A
45 w DDR - Port B
46 w DDR - Port C
47 w Mode Def Reg
48 w Port A (Bit - Clear)
49 w Port B (Bit - Clear)
4A w Port C (Bit - Clear)
4B **:*: NOT USED i(i<i(
4C 1 w Port A (Bit - Set)
4D w Port B (Bit - Set)
4E ; u Port C (Bit - Set)
4F i<i(i< NOT USED ***
50 Timer (LB) Power Group
51 Timer (HB) Power Group
52 Timer 1 (LB) Available
53 Timer 1 (HB) Available
54 ; w Timer Stop
55 w Timer Start
56 ; w T i mer 1 Stop
57 w T i mer 1 Start
58 : R/W Timer Mode (0)
59 R/W Timer Mode ( 1 )

















































































and clear ports. If a "0" is written to the port, no change
will occur. If a "1" is written to a particular bit loca-
tion, the selected operation will occur.
The procedure to set the clock output of the NSC810 fol-
lows. First, the timer being configured is stopped by
writing a 000 or 111 in the timer mode register. Next the
desired clock mode is written to the timer mode register.
The six timer modes available are presented in Figure 39.
The modulo value for the clock is then written into the
modulus register, low byte and then high byte. The selected
clock is then started. The mode 5 configuration, square wave
clock, is chosen for UART and A/D timing signals. An exam-
ple of the square wave output and the effect the modulo
value has on the signal is provided in Figure 40.
D. ANALOG-TO-DIGITAL CONVERTER
For a read on the analog-to-digital converter, the par-
ticular channel is selected, the microprocessor initiates a
delay and then the channel voltage is read.
E. UART
A description of the drivers for the read and write op-
erations follow. For a keyboard read, the status register
of the UART is activated and a check is made to see if a
character has been received and transferred to the receiver





















































sent to the microprocessor. For transmissions out to the
console, the status register is again read. This time, the
transmitter buffer register empty indication is checked.
After an indication that data has been transmitted to the
transmitter register and the UART is ready for new data, an
output from the NSC800 is made.
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VII. CONCLUSIONS
The controller designed and built in this thesis satis-
fies the requirements of the space shuttle experiment.
Although designed for a specific experiment, it has the
flexibility to be applied to following space shuttle pro-
jects. There is the possibility for hardware and software
enhancements
.
A. FUTURE HARDWARE AND SOFTWARE POSSIBILITIES
The controller's EPROM memory can be increased from its
present 12K bytes to 56K bytes. This would yield an overall
RAM and EPROM memory usage of 64K bytes, the maximum allow-
able in this controller configuration. The bubble memory
unit on the controller can be upgraded to the newer Intel 4M
bit system, DMA data circuitry could provide greater data
throughput, and interrupt data transfer circuitry can de-
crease program overhead. Digital-to-analog converter cir-
cuitry can also be incorporated and a range of voltages
would then be available for system control. Finally, a
newer 15 or 32 bit CMOS microprocessor can replace existing
microprocessor control devices.
An extensive real-time operating system can be developed
for the controller. System programming during this thesis
was exclusively EPROM based.
96
B. FUTURE APPLICATIONS AND RESEARCH OPPORTUNITIES
Hardware and software enhancements previously discussed
contain ideas that can be used in future controller research
and development. The controller can also function as a low-
cost general purpose control workstation for the classroom
and can support many different control system environments.

































































































































; INITIALIZE STACK TO
;GIT INPUT FRCM KEYPGARE
JLCWEE LIMIT ERROR ON INPUT
;UPPER LIMIT ERROR ON INPUT
; CONVERT FRCM ASCII TO SEX
;EETERMINE position IN JUMP TABLE
;lcaes aeeress of system table
; formulates jump table address
;JUMP TABIE
;GC TO EEGINNING OF PROGRAM






;ANAL0G to DIGITAL CONVERTOR
; ERROR MESSAGE
;MAIN MENU


























































; PRINT REAL TIME CLOCK MENU
;GE1 CONSOLE INPUT
JLCWER BOUND INPUT ERROR CHECK
JUPPIR BOUND INPUT ERROR CEECK
JASCII TO FIX CONVERSION
; DETERMINE POSITION IN JUMP TABLE
;JUMP TABLE ADDRESS
;CAICULATE POSITION IN JUMP TABLE






; INTERRUPT STATUS REGISTER
;SIT REAL TIMI
;iNPUT MOME MSG
;GIT MONTE IN REX
;I0AD ACCUMULATOR WITH HEX VALUE
JLCAD COUNTER ¥ITE MONTE
; INPUT DAY OE MONTE MSG
;GET DAY OF MCNTH MSG
;LCAD ACCUMULATOR WITH REX VALUE
jlcad counter wite day oe month
;input day oe week
;git day of week in hix
;LCAD ACCUMULATOR WITE HEX VALUE
;LCAD COUNTER WITH DAY 07 WEEK
;INPUT HOUR OF DAY
;git hour of iay in hex
;lcad accumulator vite hex value






















































;LCAE ACCUMULATOR VITH EEX VALUE




;git input ercm keyboaed
jlcveb limit check for ereoe on input
; upper limit check for error on input
;ccnviet from ascii to fex
;calculate taile address
;iCCATION OF CLOCK TABLE






;SIT INTEEEUPT TO 0.1 SEC
; INTEEEUPT OUTPUT TO IgEZ
;3IT INTERRUPT TO 1 .0 SEC
; INTERRUPT OUTPUT TO 1 HZ
;SET INTERRUPT TO 1 MIN
; INTERRUPT ONCE A MINUTE


























































; INPUT MONTE ^SG
;GIT MONTE lOR RAM
;I0AD ACCUMULATOR UITE HEX VALUE
JLCAE RAM WITB MONTH
; IKPUT LAY OF MONTH MEG
;GET IAT OF MCNTH FOR RAM
;iOAD ACCUMULATOR WITH HEX VALUE
JICAE RAM WITB DAY OF MONTE
; INPUT FOUR OF DAY
;GiT EOUR OF lAY FOR RAM
JLCAL ACCUMULATOR '*ITE HEX VALUE
;LCAE ram WITB HOUR
; input minute
;git mnuti for ram
;ical accumulator vite eex value




;PEINT POWER TO UNIT ON/CFF MESSAGE
;GIT KEYBOARD INPUT
;LCV»ER BOUND INPUT ERROR CHECK























;ascii to hix convfrsion
^calculate position in jump table
JJUMP TABLE AIIHESS






^BIT El ON N£Cei0#3)
;EIT Zl ON NSCS10#3 1
BIT 22 ON NSCSie*3;
.BIT Z2 ON NSCei0#3'




















































































































JCEICK FCE SUCCESS INEICATIGN
;CE-CCMPLETZ fSG
;0p-iail message
;go to main menu
;CP-CCMFLITE MSG
;peint main menu
;'j/RITE LATA TO BUBBLE
JLCAE TABLE AIDRLSS
JAIEEESS OF RAM BUFFER AREA













































;RIAD DATA FROM BUBBLE
JLCAB TABLE AIIRESS
JAIIRFSS OF RAM BUFFER AREA



















;RAM MEMORY TEST PROGRAM
;5AM BUFFER TiST MENU
;GET CONSOLE INPUT
;LC1i-EB BOUNE input EERCR TEST
;u?PEH bcune input error test
;ascii to rex conversion


















































;LCAD JUfP TAJLE AIDEISS
JCALCOLATE JUr-p AirF.ZSS
;INEIX AIEEISS LOCATION
; INITIALIZE EUFEEE WITH 0'S
;L0AE EUEFIH fEMOEY WITE CHARACTER
;eitden to system
;eae input msg




;f<£G tc eave user
;ri?RESS KEY
;KIY on TERMINAL TO LOAB
;ci:aracter into ''iEr':ORY
JWEITE MESSAGi ON TERMNAL
;n CH ENE TEST
;ciear a
;LCAE memory with TERf.INAL VALUE





























































;GIT INPUT FROM KFYBOAEE
JIOWER LIMIT CHECK ON INPUT
;UFPIH LIMIT CHECK ON INPUT
;CONVIRT FROM ASCII TO F.EX
; CALCULATE TAILE AEDRESS





























































; CHANNEL 3 INPUT
JCBANNEL 4 INPUT
;EEE0R ON INPUT
;SWAP 5C REG «ITH EL PIG
;hCVE M£^'CEY VALUE TO A PEG
;CliZCK FOR FNE OF MSG ESLIrlTEF.
JEITUFN IF ENI OF MSG FOUND
JCtICK FOR CONSOLE STATUS
;MASK CUT ALL 3IT5 EXCEPT BIT
;CHECK TO SEE IF TRANSMIT EUEEEE IS EMPTY
JLCAD CKAEACTFB TO 3E TRANSMITTED
;SEND DATA TO TERMINAL
;CBECK NEXT CLAEACTER
;CEFCK UAET STATUS
;CEECK TO SIE IF INPUT EAS SEEN MADE
;EECEIVE DATA FROM UART














































;SIT NSC810#1 MOLI LEI REG JOE
JPCRT A TO STROBED MODE INPUT
;FCR POWER CONTROL OPS
;EATA DIRECTION REGISTERS ON POST
;A set as INPUT
;rata eirecticn register on port c
;set as input for strobed power
;ccntrol operation
;enabie tbe active-i.o« interrupt
;fpom tbe 10 TO tee cpu
;PCET b configured as an output
;JCR UART CONTROL
;TIMER1 IS STOPPED AND RESET
jtimeri set to square wave
;timeri lb a-to-d baul hate
;TiMtRi eb a-to-d baud rate
; START TIMERl
;timfr0 is stopped and reset
;timer0 set to square wave
;timer0 lb uaet baud eatf set
;timer0 eb uaet baud bate set
JSTAHT timer
;set nscai0^2 mole define register
;fcr strobed sser input to port a
jdata eirecticn register on port
;A SET as INPUT




































;INAIIE Ttl ACTIVE-LOW INTiRRUPT
;f?om tez i/c to tee cpu
;P0RT B IS COKriGURED AS POWER
;GI(0UP INPUT
;timir0 is stopped and reset
;timer0 set tc square v.'AVe
JTIMEUe LB PO'iER CLCCK SET
;TIMZR0 HB P0\k'ER CLOCK SET
JSTART TirER
;SIT NSC810#3 MODE DEFINE REGISTER
;FCE STROBED SSDR OUTPUT (TRI-STATF)
;0N PORT A
;DATA DIRECTION REGISTER ON PORT A
;S!T AS OUTPUT
;riR PORT C SET UP FOR STKOBED
;ouTFUT itri-state; for ssdr
;eaneseaking
;enaeies the active-lov interrupt
;FR0M tee I/O TO tee CPU
;PCRT B configured as power
;GFCUF OUTPUT
jtimeee stopped am reset
;timer0 set tc square '*ave
;timere lb power group time set














; subroutine tc get a 2 digit number
jfrom the keyecard. convert teem to
;eex and teen to a two digit ecd
;numeer
;msg to input eige digit
;get eige digit from keyboard
ILC'ifER LIMIT CBECK ON INPUT
;C0RRECT INPUT - CONTINUE
JEERCR MSG ON INPUT
1 13


















































;E1GH LIMIT CHECK ON INPUT
;CORRECT INPUT - CONTINUE
JEERCR MSG ON INPUT
;CCNVERT FROM ASCII TO REX
JTHIS MOVES THE HEX VALUE TO BIT
;PCSITIONS 4 TO 7 IN TEE ACCUMULATOR
;TEIS ZEROS THE LOWER 4 BITS IN
;TPE ACCUMULATOR
;DIGIT IS PLACED IN C REG
jmissage to input low *igit
;git low digit
;lcver limit check on input
;ccrrict input - continue
;EP.RCR on INPUT
;eige limit cseck on input
;errcr on input
JCCNVEET from ASCII TO HEX
;TKIS ZEROS TEE HIGH 4 BITS 01
;tee accumulator
JTEIS JOINS TCGiiTEIR TEE rCL PAIR
;TEE BCD PAIR IS MOVED TO REG 3
;DELAY A TIMES 10MSIC,
MENU: CONTROL PROGRAr'',CR .LF
1 1 4
Ei CB,L?.'e- RESIT SYSTIM '
D5 CR,LI,'1= REAL TIMI CLOCK
DP CR,Lr.'2= POWER CONTROL '
U CR,Lf,'3= INITIALIZE EUBBLZ
EE CR,LF,'4= WRITE BUBBLE LATA
E3 CR,Ly,'5= REAL BUBrLE LATA
EB CR.LE.'5= ME^'CEY BUFFER
EE CR,LI,'7- A TO E CCNVERTIP
EB CR,LE,'$'
MSGl: D3 CR.IE.'EAE ENTRY, TRY AGAIN !' ,CR ,LF ,'$
'
1 15
r'SGZ: EB CE.LI.'SET RIAL TI^E CLOCK '.CE.LF
CI CR,LI,'0= CLEAB INIIEP.UPT '
Ir CE,Li , '1= SET BEAL Iir'E '
Di CR,LI,'2- SET INTZER'JPT '
E3 CR,LI,'3= SET VAKIUP TIME '
12 CR,LI,'$'
KSG3: DE CE, LI, 'SPARE ',CE,Li,'$'
MSG4: LI CR.II , 'OP-COMFIETI ',CR,1F '$
'
MSG5: DI CR , LE , 'OP-FAIIED '.CR.LE,'^
MSG6: Dr CR , LI ,' SELECT UNIT TC TURN ON/CFF ' ,CR ,LF
1 16
L5 CR.Lr
, e- U';n Rl CiF'
IB CK.LJ, '1= UNIT #1 CN'
DB CE.LF, '2= UNIT #2 CIJ'
DB CR.IJ, '3= UNIT #2 ON'
EB CE.LI. '4- UNIT #3 CIF'
EE CE,L?,'5= UNIT #3 CN'
DB CR.LJ.T
(^SG7: Dr CR , LF
,
'SPURICU S iNTFPRUrT '.C?,LF, $
KSGll: LI CR, II, 'INPUT ^ONTE = ',CR,LF.'$'
MSG12: D2 CR. IF, 'INPUT LAY OF MONTH = '.CR.IF,'?
MSG13: D5 CH,LF, 'INPUT lAY OF WIFK = ',CE,LF,'$
^SG14: 11 CR.LF. 'INPUT BCUE CF EAY = ',CE.LF,'$
1 17
MSG15: DB CH.LF, 'INPUT r'iNUTI OF HOUR = ',CR,L?,'$
^:SG16: EE CB.LJ.'SIT IN1IERUPT INTERVAL ' ,CE .LF ,C?. LF
EI '0 =0.1 SEC'.CR.L?
EI '1 = 1.0 SEC '.CR.IF
Ei '2 = 1.0 MIN', CR.IF
El '3 = 1.0 EOUE' ,CR,Ii
Dl '4 = NC INTERRUPT' .CR.LF
IE '$'
rSGee: LE CR ,LF , 'DEPRESS ANY LE TTEF./NUMEER ' ,CE , LF
BE CR,LF,'OR CR TO QUIT'. CR, IF
1 18
>MSG62: DI CR,1F,'RAM ^IMORY TEST OPTION:' CH LJ
DE CB.LI,' '.CS.LJ
EE CE,LI,'0 = INITIALIZI BUTFEE fZMORY •' , CE , LI
DE CR.IF,'! = lOAI iUIFIK MIMORY .CR.LF
EE CB.LI, '2 = DISPLAY EUPJEE f'ZMCEY ' CR , LI
DE CR,IJ.'3 = RETURN 10 SYSTEM ', CR , LI
Dr CR,II,'$'
MSG71: EE CR .LI , 'SELECT CHANNEL TO REAL ON TEE', CR.LF
EE 'ANALCG-TO-EIGITAL CCNVIRTIR : ' , CR ,LI
1 19
DE CH,ir.'0 = CHANNZL 0'.CR,IF
DI '1 = CHANNEL 1 '.CR.Lf
DI '2 = CHANNII 2',CR,ir
LE '3 = CEANNIL Z '.CE.LF
IE '4 = CHANNEL 4 ',CR,LF
MSG72: DE CH , LF , 'IF.ROR CN INPUT - FLIASI SILZCT A' CH.LP
EB TIGIT FRCM TO 4 CNLY'.CH.LJ
DE '$'
fSGlll: DE CR. 15, 'INTER EIGE IIGIT OR IF NOT , CE.LF
DE 'APPIICAEIE'.CR.IF
120
MSG112: DE CH.LJ, 'INTER LOW EIGIT',CR U



















ABORT .WREDBL , HLBUBL , INBUBL
EEIAY.TABIE
IMTIAIIZE TEE PARAMETRIC REGISTERS














;AIERESS IGADEE into 722e RAC
;LCCF COUNTER INTIALIZEE TO
;READ TABIE VAIUF
;\»RITE PARAMETRIC REG
; INCREMENT B-C RIGS ADERESS IN RAM
JEECREM.ENT LOCP COUNTER
;JUMP TO LCAE IF NOT
RESET 7220 FIFO DATA BUFFER


























;TIME CUT IS INTIALIZED
;WHITE FIFO RESET COMMAND
;REAE STATUS REG
;TIST BUSY BIT=1
;ii busy=1.p0il status reg
jeecrement time out loop
;test d-rig=00h
JTIST E-RE3=0eE
;IF NCT e CONTINUE POLLING
;TIME OUT ERROR
JPEAE STATUS
;TEST STATUS fCR OP-COMPLETE
;jump to retfr if op-complete




JNZ FCLLI-R : n NCT e cc
PCP P
PC? r
IN PRTA01 ;riad status
F.IT
flTJ?
WBITE TC BUBBLE MIMCRY
DISTBCYS A, E, L, AWE I/lS REGS
WRITE: PUSH I ;SAVE RAM BUFFER ADDRESS
J SAVE TABLE AIERESS
;INIT TIME CUT LOOP COUNTER
JVBITE, WRITE BUBBLE f'EM DATA CKL
EUSYWR: DCX I ;EECREMENT TIfE OUT LOOP COUNTER
;TEST B REG=0eR
JTEST C REG=00H
;IF 0. TIME OUT ERROR- JMP FINSHW
;REAE STATUS REG
JTEST BUST BIT=1
;IE 0. CONT POLLING BUST BIT
FOLLWR: IN PRTA01 ; READ STATUS REG
;TEST FIFO READY BIT=1
;ie fifo ready-1 jmp v.fijo
;riae status reg
;test bust eit=i
; i? . error, jmp finsew
;cec time cut loop counter
;test b reg=02b
;test c rig=00h
;ie 2, time out error jmp finsew
;CCNTINUE POLLING FIFO READY BIT
WFIFO: LIAX I JICAE RAM ALDEESS
JWRITE A REG TC 7222 FIFO DATA BUFFER
;INC TO NEXT ADDRESS IN RAM
;IEC BYTE COUNTER
;test h reg= C0E
JTEST L REG= e0b




































RET ;RETURN TO CALL
READ BUBBLE MEMORY
WILL DESTROY A.E.L, AND F/ES REGS
READ: PUSB I ;SAVE RAM BUFFER ADDRESS
;SAVE TABLE AEDRESS









































;VHITI, READ lUBBLF Mr< LATA CMD
;EIC TIME OUT LOOP COUNTER
;tfst e reg= e0E
;tfst c reg= e0H
;IF 0, TIME OUT error, JMP FINSER
;riai: status rzg
JTIST BUSY Bn= 1
;IF 0, CONT POLLING BUSY BIT
;RIAE STATUS REG
JTEST FIFO RFAEY BIT= 1
;il FIFO RIADY= 1, JMP RFIFO
;RIAr STATUS RIG
;tist busy Bn=i
;l{ , ERROR, JMP FINSHR
;efc time out loop counter
;tist b rfg= eeE
;tist c reg= e0H
;i7 ei. tike out error jmp finshr
;CCNT polling FIFO REALY BIT.
;l:ai) a rig w- i eyte fm fifo data buffer
jstcre a rig in rig d-e address
;uc e-e rig tc next aler in ram
;dic byte counter
;tist e reg= 00e
'TEST L REG= 20F

























;push unknown value of d to stackl
;40p. placed on stack






;ir BUSY POLL STATUS REGISTER
;DIC time OUT COUNTER
;TEST D REG= 20E
;TIST E REG= 20H
;CEICK FOR BUSY IF TIME LEFT
















;EITUHN II OP CCiPLETE
;lic time out loop countir
;TIST D REG FCR
JTIST E REG FCR 2
;ii NOT continue polling
;reab status
WHITE 3UIBLE fEMORY LATA
WILL EESTROY A, ANL F/FS RIGS
WHEUBI: PUSF. E ;SAVE END TABLE ADDRESS
;SAVE beginning TABLE ADDRESS
;LCAD B REG OF-COMPLETE
JRFSET FIFO
;TEST FOR OP-COMPLETE
;IF ERROR JMP RETWR
;LCAD PARAMETRIC REGS
;IMTIALIZE TIME OUT LOOP
LOOPWR: IN FBTAei JRFAI STATUS
;TIST FCR BUSY=1
;n ZERO JMP RETWR



























read eubiif memory data
will destroy a, and f/fs regs





;IF not zero JMP RETRD
;LCAD PARAMETRIC REGS
JRIAD BUBBLE LATA






























;n ZZRCNOT iUSY.JMP F.ETRI





















































;FIACF AED3ESS OF PARAMETRIC REG IN
;ICAD PARAMETRIC REGS
JLCAE cp-complfte
INITIALIZE TIME OUT LOOP
;l»'FITF IMTIAIIZE COMMANE
;RFAE STATUS
;eicrement time cut loop
; if BUSY = 1 poll fop 40H
JEICRiMENT TIME OUT LOOP
;TIST D REG FCR
;TIST E REG FCR 2
;IF NOT 2 CONTINUE POLLING
;TIME OUT ERRCR. RETURN
;RIAr STATUS
;TFST FCR OP-COMPLETE
;if op-complete jmp retin
;eecriment time cut locp
jtfst e reg fcr
;TFST E REG FCR
;iF NOT el CONTINUE POLIING
;ta2ie aedpess goes TO 3
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